

Complementary Metal Oxide Semiconductor (CMOS)

Franssila: Chapters 26,28


Complementary Metal Oxide Semiconductor (CMOS)

The dominant technology for microprocessors

Low power dissipation through the use of n-type and p-type MOSFETs




CMOS inverter

Dissipates little power
except when it is switching






$$E = QV_{dd} = CV_{dd}^2$$


CMOS inverter




CMOS inverter



Gate delay



Gate delay is limited by $C_{gate}V_{dd}/I$.



Well formation

Mask oxide

Lithography

Etching oxide

Resist strip and cleaning

Dopant predeposition


(for instance 10^{13} cm^{-2}

@ 40keV)

Drive-in


(500 min. 1000 C)

Oxide etching





Shallow Trench Isolation (STI)

Pad oxide (thermal)
Mask nitride (LPCVD)
Lithography
Etching nitride/oxide/silicon
Resist strip and cleaning
Liner oxide (thermal)
CVD oxide deposition
CMP planarization of the oxide
Nitride etching
Oxide etching



Shallow Trench Isolation (STI)



Self-aligned fabrication

p-Si 100 wafer

Dry oxidation

SiO_2 gate oxide

p-Si

A cross-sectional diagram of a semiconductor device. The top layer is a thin, bright green horizontal line representing the gate oxide. Below this is a thick, light gray rectangular region representing the p-type silicon substrate. The text 'p-Si' is centered within the gray region. The text 'SiO2 gate oxide' is positioned above the green line, with a small black arrow pointing from the text down to the green line. The text 'Dry oxidation' is located above the 'SiO2 gate oxide' text.

photoresist

polysilicon

CVD: SiH_4 @ 580 to 650 °C

SiO_2


TiN (CVD)

30–70 $\mu\Omega\cdot\text{cm}$ Conductive diffusion barrier

p-Si



Implant



polysilicon
gate


TiN

SiO₂

p-Si

- Expose resist
- Develop
- Etch poly and TiN
- Strip resist
- Implant source
and drain

Self-aligned fabrication



Spacer

PECVD SiN_x


SiN_x

polysilicon
gate

n+

n+

p-Si



Spacer

Etch back to
leave only
sidewalls


SiN_x

polysilicon
gate


n+

n+

p-Si




Implant



Salicide (Self-aligned silicide)

Transition metal (Ti, Co, W) is deposited (CVD). During a high temperature step it reacts to a silicide (TiSi_2). Not silicide is formed on nitride or oxide.



CMOS





Figure 26.11 Deep submicron CMOS: 200 nm gate length, 5 nm gate oxide, 70 nm junction depth; n^+ poly for NMOS and p^+ poly for PMOS. Shallow trench isolation on epitaxial n^+/p^+ wafer

Gate dielectric



Thinner than 1 nm:
electrons tunnel

Large dielectric
constant desirable
 $\epsilon_r(\text{SiO}_2) \sim 4$

$\epsilon_r(\text{Si}_3\text{N}_4) \sim 7$

The heat dissipation problem


Microprocessors are hot ~ 100 C

Hotter operation will cause dopants to diffuse

When more transistors are put on a chip they must dissipate less power.

Power per transistor decreases like L^2 .

Constant E-field Scaling



Gate length L , transistor width Z , oxide thickness t_{ox} are scaled down.

V_{ds} , V_{gs} , and V_T are reduced to keep the electric field constant.

Power density remains constant.

$$L \sim 45 t_{ox}$$

1975 - 1990: "Days of happy scaling"

Constant E-field scaling

$$I_{sat} = \frac{Z}{2L} \mu_n \frac{\epsilon_{ox}}{t_{ox}} (V_G - V_T)^2$$


$$L \Rightarrow sL, \quad Z \Rightarrow sZ, \quad t_{ox} \Rightarrow st_{ox}, \quad V_{th} \Rightarrow sV_{th}$$

$$I_{sat} \Rightarrow sI_{sat} \quad \longleftarrow \quad I_{sat} \text{ gets smaller}$$

$$g_m = \frac{dI_D}{dV_G} = \frac{Z}{L} \mu_n \frac{\epsilon_{ox}}{t_{ox}} (V_G - V_T) \quad \longleftarrow \quad \text{Transconductance stays the same.}$$

Power per transistor decreases like L^2 . Power per unit area remains constant. Maximum operating frequency remains constant.

Direct contact technology of high-k to Si




Equivalent oxide thickness (EOT)

$$\text{EOT} = \frac{\epsilon_{\text{SiO}_2}}{\epsilon} t_{\text{high-k}} + t_{\text{SiO}_2}$$


Scaling can continue using oxides too thick to tunnel if they have a higher dielectric constant.

High-k dielectrics



Subthreshold current

For $V_G < V_T$ the transistor should switch off but there is a diffusion current. The current is not really off until ~ 0.5 V below the threshold voltage.





Weak inversion

$$I_D \propto \exp\left(\frac{e(V_G - V_T)}{k_B T}\right)$$

Subthreshold swing: 70-100 mV/decade

Short channel effects





Short-channel effects:

Threshold-voltage shift

Lack of pinch-off


Increased leakage current

Increase of output conductance






SOI: silicon on insulator

Smart Cut




http://en.wikipedia.org/wiki/Silicon_on_insulator

Smart Cut



STEM images of FZ-silicon implanted with 400 keV protons at a dose of 10^{16} cm⁻².




TEM image of a 3 nm Si cap/ 15 nm SiGe 50% /10 nm strained SOI structure grown at CEA-Leti and used for p-SiGe MOSFET fabrication.

http://www.fz-juelich.de/pgi/pgi-9/EN/Forschung/08-strained%20silicon/04_Biaxially%20strained%20Si_SiGe_%28S%29SOI%20heterostructure/_node.html

Dual stress liners

DUAL STRESS LINER TRANSISTOR CROSS-SECTION



Tensile silicon nitride film over the NMOS and a compressive silicon nitride film over the PMOS improves the mobility.

CMOS SOI







Figure 26.16 SOI MOSFET with first-level metal, schematic and TEM. Courtesy Brandon Van Leer, FEI Company⁴


Fransila



- | | |
|---|--|
| A: Starting Material | B: Isolation |
| C: Well Doping | D: Channel Surface (Preparation) |
| E: Channel Doping and Channel Strain | F: Gate Stack (Including Flash) and Spacer |
| G: Extension Junction and Halo | H: Contacting Source/Drain Junction |
| I: Elevated Junction and Contacts | J: DRAM Stack/Trench Cap. & FeRAM Storage |



Contact holes





Tungsten CVD using the WF_6 . Exceptionally good conformality.

Adhesion/barrier layer such as Ti/TiN (CVD). Protects Si from attack by fluorine, ensures adhesion of W to the silicon dioxide.

Marks the start of back end processes. The temperature cannot go higher than 450 C.

Back-end Metallization



Cu ($\rho = 1 \mu\Omega \text{ cm}$) and Al ($\rho = 3 \mu\Omega \text{ cm}$) are used for wiring layers.

Multi-level Metallization




Figure 28.5 Aluminum bottom metal with Ti/TiN/W contact plug after etchback (left) and with second Ti/TiN/aluminum metal layer (right)





Figure 28.6 Multilevel metallization with all dielectric layers etched away. TiSi₂/poly gates, tungsten plugs and local wires, Al global wires. Reproduced from Mann *et al.* (1995) by permission of IBM

Fransila


Interconnects

22 nm Process



80 nm minimum pitch


14 nm Process



52 nm (0.65x) minimum pitch

Copper must not diffuse into the silicon. Separate equipment is used for the back end of line.

Interconnect RC delay



Low resistivity metal
Low- k dielectrics
low polarizability
high porosity

Smaller circuits:
lower gate delay
larger RC delay




Figure 28.14 Copper resistivity as a function of linewidth. Courtesy of The Semiconductor Industry Association. The International Technology Roadmap for Semiconductors, 2007 Edition. International SEMATECH: Austin, TX, 2007

Interconnects






Figure 28.9 Cu/polyimide multilevel metallization with Ta barriers, W plugs and silicon nitride polish stop layers. Reproduced from Small and Pearson (1990) by permission of IBM

Conventional Damascene Copper Extendibility?



Barrier Layer(s)

TaN/Ta, AlOx, MnOx, other

Seed Layer(s)


PVD Cu, CVD/ALD Co,
CVD/ALD Ru, other

Fill Metallurgy

Plated Cu, CVD/ALD Cu,
PVD Cu, other

IBM

Microprocessor





Intel® Pentium® 4 90 nm

Intel® Pentium® D 65 nm

Intel® Core™2 Duo 45 nm

Intel® Atom™ Z6xx Series 45 nm

Intel® Core™2 Celeron 45 nm

Intel® Core™ i7-900 32 nm



Intel® Xeon® 5600 Series 32 nm

Intel® Ivy bridge tri-gate 22 nm

Intel® Haswell FinFET 16 nm

SRAM



Static random access memory




No refresh circuitry needed.

Dynamic random access memory (DRAM)

Read and refresh DRAM with a SRAM cell



DRAM




75:1

Silicon oxynitride SiO_xN_y dielectric

http://electroi.com/chipworks_real_chips_blog/


Flash memory



Charge is stored on a floating gate

nonvolatile

Intel Micron Flash Technologies (IMFT)
Shallow Trench Isolation (STI)
Control Gate (CG)
Floating Gate (FG)
Self-Aligned Doubled Patterning (SADP)




Topographical SEM image of the IMFT 25-nm flash memory array at gate level: array trench depth is shallower to allow a denser flash array

The extent of immersion-lithography tool usage cannot be known, but our end-of-the-wordline analysis and STI pattern analysis of the IMFT device has shown some interesting spacing patterns that could give useful insight into the lithography and SADP processes. Technically, immersion lithography is the mainstream technology for NAND flash integration for sub-50 nm and is used along with SADP to shrink line widths and avoid overlay issues. Strongly enhanced DP (two exposures + spacer approach) could extend immersion to 21 nm and beyond. Since the extreme ultraviolet lithography (EUVL) tool is not going to be ready till 2012, immersion would continue to fill the gap up to 2x-nm node and beyond.

Tunneling through an arbitrarily shaped potential barrier

In quantum mechanics, there is some probability that a particle of mass m will tunnel through a potential barrier even if the energy of the particle is less than the energy of the barrier. During a direct tunneling process, the energy of the electron remains constant. The form below calculates the transmission coefficient for tunneling. The shape of the tunnel barrier can be arbitrarily defined in the interval between $x = 0$ and $x = a$. The potential is assumed to be constant to the left of the tunnel barrier at the value $V(x=0)$ and constant to the right of the barrier at the value $V(x=a)$.




Ferroelectric RAM


FeRAM uses a Ferroelectric material like PZT to store information.

Sometimes used in smart cards.

http://en.wikipedia.org/wiki/Ferroelectric_RAM





nonvolatile



To read, try to write a 0,
if a current flows, it was a 1.


Ferroelectric RAM



Phase change memory


Phase-change memory (PRAM) uses chalcogenide materials. These can be switched between a low resistance crystalline state and a high resistance amorphous state.

GeSbTe is melted by a laser in rewritable DVDs and by a current in PRAM.



Phase change material

Electron diffraction in a TEM of a GeSbTe alloy.



http://web.stanford.edu/group/cui_group/research.htm